Abstract-In this paper, we focus on ECL inverter delay analysis through approximate analytical equations. We highlight its dependence on design parameters of SiGe HBT device as well as on electrical parameters. The advantage of this approach is to correlate the physical device parameters to the dominant time constant of this ECL gate. The simulated results show that good performances were derived from well-balanced SiGe HBT characteristics achieved through the fully-self aligned SiGe base structure with a fast forward transit time and low collector capacitance. Strict control at all stages of the technological process in the development of the device, allows the control of all these factors, and it will be possible to optimize the switching performance. 
I. INTRODUCTION
It has been pointed out by Kroemer [1] that heterojunction bipolar transistor (HBT) promises great speed performance for integrated circuits. The main HBT advantages for digital applications can be summarized as follows:
 The removal of the injection holes in the collector in the saturated logic.  Collector and emitter interchangeability, involving the improvement of ECL circuits delay.  Better control of offset voltage which is an important parameter in digital and mixed signal applications [2] .
II. ELECTRICAL PARAMETERS

A. Offset Voltage VCEoff
The offset voltage is the lower limit of collector-emitter voltage saturation which is partly due to the difference between junction surfaces and also due to the dissimilarity in electrical characteristics between emitter-base and collector-base. This discrepancy increases collectoremitter voltage saturation V CE (sat), which in turn increases the static power consumption (V CE(sat) . I C ). It has been investigated [3] - [5] that a careful design of base-emitter junction can eliminate high offset voltage in HBT which is due to an insufficient Germanium (Ge) concentration at base-collector junction and also due to device processing. It has been demonstrated that the offset voltage observed in strained SiGe layer devices can be caused by preferential accumulation of defects at the basecollector junction (closest to the substrate). This phenomenon happens when thickness base exceeds its critical value. The offset voltage varies considerably with the thickness of SiGe base layer as shown in Fig. 1 . (1) [5] .  which is a figure of merit that we envisage to optimize. This parameter depends on frequency performance (cutoff frequency f T ) through ideal transit time F  (in forward-active operation).
International Journal of Electronics and Electrical Engineering Vol. 1, No. 1, March 2013
In this work, we have developed analytical expressions defined from SiGe HBT device for the six circuit constant time which restrict switching performance: Consequently, optimizing ECL gate delay requires the reduction of these terms. In our study, we use the global expression [6] given in equation (2), where a weighted sum of various terms has been introduced in order to take into account all parameters which affect the propagation time pd
ECL gate delay is also affected by the logic swing V L [7] .
III. CIRCUIT DESIGN
The block diagram of the ECL gate inverter is shown in Fig. 2 . It consists of a differential pair loaded by an emitter-follower pair to reduce the loading effect of the following stage which speeds up the regeneration process, and increases the output voltage swing.
In ECL technology, the operating current through a load resistance defines the maximum speed of the cell. The large load resistance (R 1 , R 2 and R 3 ) will increase the recovery time, whereas a small will limit the output swing and degrade the performance.
The SiGe HBT technology used is from self-aligned double-mesa process [8] , in order to reduce the capacitance C CX . An additional advantage associated with this technology is the reduction of R BX . We have used the methodology exposed previously and we have implemented it in ELDO circuit simulator. This tool offers a set of data structure and subroutines, while all the standard features of the C-language are available Typical electrical characteristics, geometry and doping parameters are summarized in Table I and Table II. 
IV. RESULTS AND DISCUSSION
A. Influence of the base thickness and doping concentration SiGe ECL gate delay depends strongly on the base thickness and doping concentration (see Fig. 3 ). The emitter doping profil and base thickness have been optimized for a minimum delay. The Ge concentration equal to 35 %, ensures sufficient gain (see Table II) .
A minimum ECL gate delay-time of 35 ps was reached. The optimization of the gate delay is obtained for a specific value of base doping concentration, which is a compromise between high base resistance with low base thickness and high transit time with large base thickness.
B. Influence of voltage swing V L
This parameter is firstly set at the value equal to 800 mV. The ECL delay falls when the collector current I C increases beyond 1 mA (see Fig. 4 ), due to the low load resistance required for this value of V L .
This delay reached a minimum of 34.5 ps at I C =5mA, when load resistance decreases but this, induced an increase in diffusion capacitance.
For V L equal to 400 mV, the delay reached 18 ps, but this minimum occurs at a low value of collector current (I C =4mA). Indeed for this logic swing, the load resistance is half that required for V L equal to 800 mV. 
C. Reducing Device Dimensions
In this section, we based the analysis on geometry and technological parameters, according to the collector current. We firstly reduced emitter finger below 1μm, with V L = 400 mV. We observed, a significant improvement in the gate delay when the emitter finger is reduced from 1 to 0.5 µm , it consequently decreases the delay time from 16 ps to 13 ps at I C = 5 mA (see Fig. 5 ). When this parameter is equal to 0.2 µm, a small decrease (<1 ps) is raised at high levels of collector current, however a significantly degradation is observed at low values.
This behavior can be explained by considering the dominant circuit constant time (R L C CX ).
When the emitter area A E is reduced, the collector current is also reduced, consequently a greater load resistance is required to generate the given logic swing.
The load resistances may be reduced by increasing collector-current with emitter finger, which does not imply that ECL gate delay can be improved indefinitely by reducing them. Indeed, it is undesirable for ECL gate to operate at high currents levels due to high injection effects that degrade the forward transit time.
However as the extrinsic base R BX is kept constant, the capacitance C CX is not reduced in the same proportions. For Ic=5mA, the constant time (R L C CX ) became less significant, it implies an improvement of ECL gate delay for emitter finger equal to 0.2 µm , consequently, a minimum gate delay equal to 12.5 ps is obtained.
V. CONCLUSION
This analysis showed that a simple SiGe ECL inverter delay is affected by the choices made in design topology, voltage swing, and load resistance in addition to the influence of the transistor. A correlation between SiGe ECL inverter delay to a simple figure of merit based on base resistance, collector capacitance and forward transit time is done and a good compromise gives a minimum gate delay equal to 12.5 ps.
